Folded Multiple-Capture: An Architecture for High Dynamic Range Disturbance-Tolerant Focal Plane Array
نویسنده
چکیده
Earlier studies have shown that multiple capture can achieve high SNR, but cannot satisfy the high dynamic range (HDR) and high speed requirements of the Vertically-Integrated-Sensor-Array (VISA) project. Synchronous selfreset, on the other hand, can achieve these requirements, but suffers from poor SNR. Extended counting can achieve high dynamic range at high frame rate and with good SNR, but at the expense of high power consumption. The paper proposes a new HDR focal plane array architecture, denoted by folded-multiple capture (FMC), which by combining features of the synchronous self-reset and multiple capture schemes, can satisfy the VISA requirements at a fraction of the power dissipation and with more robustness to device variations than extended counting. The architecture is also capable of detecting subframe disturbances, e.g., due to laser jamming, and correcting for it.
منابع مشابه
High Dynamic Range adaptive ΔΣ-based Focal Plane Array architecture
In this paper, an Adaptive Delta-Sigma based architecture for High Dynamic Range (HDR) Focal Plane Arrays is presented. The noise shaping effect of the Delta-Sigma modulation in the low end, and the distortion noise induced in the high end of Photo-diode current were analyzed in detail. The proposed architecture can extend the DR for about 20N log2 dB at the high end of Photo-diode current with...
متن کاملCcd Focal Plane Array Analog Image Processor
A focal plane array designed for real-time, general-purpose, image preprocessing is described. The analog charge-coupled device-based array operates in the charge domain and has sensing, storing, and computing capabilities. It captures the image data and performs local neighborhood operations. The array is digitally programmable and various image preprocessing tasks can be implemented. It uses ...
متن کاملQuantitative Study of High Dynamic Range Sigma Delta-based Focal Plane Array Architectures
The paper investigates the suitability of Σ∆ modulation based FPA readout schemes for use in Vertically Interconnected Sensor Arrays requiring ultra high dynamic range and frame rate. It is shown that the extended counting scheme is capable of achieving the DR and frame rate requirements but at the expense of high power consumption. Extended counting is also shown to outperform several other HD...
متن کاملFocal Plane Image Processor Chip
A focal-plane-array chip designed for real-time, general-purpose, image preprocessing is reported. A 48 X 48 pixel detector array and a 24 X 24 processing element processor array are monolithically integrated on the chip. The analog, charge-coupled device-based VLSI chip operates in the charge domain and has sensing, storing, and computing capabilities. It captures the image data and performs l...
متن کاملfrom Automated Inspection and High . . Speed Vision Architectures III
A focal-plane-array chip designed for real-time, general-purpose, image preprocessing is reported. A 48 X 48 pixel detector array and a 24 X 24 processing element processor array are monolithically integrated on the chip. The analog, charge-coupled device-based VLSI chip operates in the charge domain and has sensing, storing, and computing capabilities. It captures the image data and performs l...
متن کامل